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Abstract 
This investigation was performed to reduce the number of memory unit with simply signal control comparing to PINGPONG 
RAM’s methods of implementing debit-interleaving technique in China Mobile Multimedia Broadcasting (CMMB). Our 
experiment was performed by using one Single-Access RAM (SARAM) to complete real time debit–interleaving in CMMB 
receiver with the data rate of constellation less than half of one period of system clock. This implementation result shows that the 
proposed method can not only complete real time signal processing, but also saves nearly 40% of memory units comparing to the 
PINGPONG RAM method. It also has a signal controller simpler than Tang and Fu’s does. It was concluded that the 
implementation, introducing in this paper, can be effectively used for debit-interleaving in CMMB receiver.   
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1. Introduction 
Mobile multimedia broadcasting service uses communication network to provide anytime, anywhere audio/video 
and information services by a wireless network or broadcast network technology to a mobile portable handheld 
terminal. Nowadays, numerous of countries have been researching on this technique as Fig. 1 displaying. 
 
Fig. 1. Different Standards [1]. 
CMMB is short for China Mobile Multimedia Broadcasting basing on STimi (Satellite and Inter-active 
Multiservice Infrastructure) technology [2-4] and widely uses on a mobile termination system for handheld receiver in 
less than 7 inch wide LCD displayer [5, 6], such as Mobile, MP4, PSP, PDA and so on. CMMB standard is a China-
developed technique with independent intellectual property rights [7]. The special characteristics show on: Integrated 
Satellite and Terrestrial by adopting S-band satellites and wireless signal to cover all over the countries [5,8]; Reached 
High quality by the advanced OFDM (Orthogonal Frequency Division Multiplexing)  modulation technique, the RS 
(Reed-Solomon)  Coding, the LDPC (Low-density parity-check code) and the interleaving techniques [2,10,11]; Saved 
energy by the design of time slot technique [10,12]; Provided Individual service by flexible logical channel division; 
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Controlled abundant resources by managing the film, television and radio carrier with the State Administration of 
Radio, Film and Television (SARFT)[4].  
Interleaving techniques is used to reduce the influence causing by clusters or continuous long error. CMMB also 
adopts this technique which is called bit-interleaving in transmitter and debit-interleaving in receiver. Although 
CMMB is widely used in China, little research has been carried out on bit-interleaving on CMMB. Currently, the most 
popular ways to implement this technique in hardware is design the interleaver by PINGPONG RAM [13-15] with 
simple data controller. However, this simple way takes up lots of areas of an integrated circuit. To improve the 
implementation, Tang and Fu [16] introduced an approach which divided one RAM into three parts to achieve zero-
delay data processing. Although this method reduced the usage of memory units, it leads to quite complicated control 
on memory address selection and data transfer order by introducing an extra large size buffer.  
In this paper, as to reduce the size of hardware and complication of data control, a high utilization rate method 
using only one SARAM is presented to complete the debit–interleaving in CMMB receiver. By using this new method, 
the debit-interleaving could not only complete real time signal processing with zero-delay, but also save nearly 40% 
memory units of an integrated circuit with a low-complexity data controller than the PINGPONG RAM method and 
Tang and Fu’s method do. 
2. Debit-interleaving in CMMB 
During wireless transmitting, the influence of channel noise and other noises would introduce clusters or 
continuous errors. General coding techniques can only identify a single error and short length error [1]. Interleaving 
techniques is applied to reduce the influence causing by clusters or continuous long error. The main idea of this skill is 
to make the continuous error discretely. The input data order (bits, bytes or symbols) is disrupted by interleaver to 
reduce correlation between data [1]. Since the order of the data is disarranged, the burst errors during transmission 
become random errors after deinterleaving at receiver termination. For channel coding, the random errors is easier to 
be correct than burst one, so that after correcting the code, the original sequence signal could be recovered easier [17].  
In this paper, we will mainly research on the bit-interleaving. In CMMB, the bit-interleaving adopts block 
interleaving with 2MHz or 8MHz bandwidth corresponding to two fixed size interleaver as Table I. showing: 
TABLE I Interleaver Size in CMMB [1，4]. 
BANDWIDTH Mb Ib 
Bf=8MHz 384 360
Bf=2MHz 192 144
 
 
Fig. 2. Bit- and Debit-interleaving Read/Write Order. 
The interleaver with Bandwidth equals to 8MHz is taken for example. The interleaver size is 384x360, so that the 
length of one frame is 138240. Assume the interleaver as a matrix with 384 rows and 360 columns. At the transmitter 
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termination, the data are written in the matrix along row direction, and the number of data in each row is 360. After 
finished 384 rows, the interleaver is full. Then, read out the data from interleaver in opposite direction, i.e. read out 
384 data along column direction, after reading out from 360 columns, the reading out action of one interleaver is 
completed; As showing on Fig.2 (2), the read and write order in receiver termination is inversed comparing to sender 
termination as describing above. To recover the original order of data, the same size interleaver is used. The received 
data are written in the interleaver along column direction with 384 data, when 360 columns are full with 384 data in 
each row, the interleaver is full for once by writing in. Then, the data is read out by row direction with 360 data per 
row, and after read out from 384 rows, the debit-interleaving operation is completed for once. 
3. Implimantation 
Nowadays, the prevalent method of dealing with real time debit-interleaving adopts the PINGPONG RAM to 
perform on hardware design. From the description of Fig.2 and the read/write direction on interleaver, the convenience 
of using the PINGPONG RAM designs an interleaver with given direction and size. The technique of the PINGPONG 
RAM applies a 2x384x360 unit’s RAM, which equals to 2 RAMs with the size of 384x360 units, to complete real time 
read/write in fixed direction at each time. On the other words, when the first 384x360 RAM is full, the second RAM 
started to be written in, at the same time the first RAM is read out according to the read enable signal arrived to 
achieve real time processing. These two registers groups are worked by turns in order to complete debit-interleaving. 
However, the performance of the PINGPONG RAM equals to use two 384x360 RAM [13-15], so that it spends large 
number of memory units, leading to high cost for production. 
 
Mode I                                         Mode II 
Fig. 3. Debit-interleaving Operation Modes. 
In this paper, a technique using only ONE SARAM is introduced to implement the debit-interleaving in receiver 
termination of CMMB and to reduce the size and cost of memory units. Since the size of the interleaver is 384x360, 
and the read/write direction and the size of data in direction are fixed, in order to operate on one SARAM to achieve 
real time debit-interleaving, a 384x384 depths’ RAM is selected. The RAM is thought to be overlapped by two modes 
(Mode I and Mode II) interleaver as a square matrix. As Fig.3 showing, the two modes are operating in the same 
SARAM. It is assumed that the first read/write modes is Mode I, the next interleaving debit-interleaving order is 
according to Modes II,  the order these two modes is repeated as:（ÆMode I writeÆ Mode I read & Mode II 
writeÆMode II read & Mode I write ÆMode I read Mode II write Æ） until all data are finished debit-interleaving.  
Since the different read/write direction and the Mode I and Mode II have to work on the same RAM, the addresses 
of read/write controlling became important, and then the controller module and address transform module, showing on 
Fig.4, are introduced to ensure the data are read/ written in correct place. The controller module decides the current 
mode’s read/write direction by the previous one and the address transform module generate the memory address for 
the SARAM basing on the read/write direction from controller module to current mode read/write direction and row 
and column numbers.  
 
Fig. 4. Debit-interleaving Structure 
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It is supposed that the RAM is a matrix, the initial/first address of the matrix is (0, 0), the addresses are calculated 
by row and column numbers which are according to read/write directions by mode selecting.  
When the RAM operates on the Mode I, as Fig.3 Mode I showing, the write direction is vertical. Row counter for 
writing is increased by 1 when it is writing in 1 data. Until row counter of writing is equaled to 383, the data is written 
in next column, and then column counter for writing increased 1. When column counter of writing is equaled to 359 
and row counter of writing is equaled to 383, the interleaver is readied to be read out; Read direction in Mode I is 
horizontal, column counter for reading is increased 1 when it is reading out 1 data. Until column counter of reading is 
equaled to 359, data is read out next row, and then the row counter of reading increased 1. When row counter of 
reading is equaled to 383 and column is equaled to 359, the debit-interleaving is finished in this mode. 
When the RAM is operated on Mode II, as Fig.3’s Mode II showing, the write direction is horizontal. Column 
counter for writing is increased 1 when it is writing in 1 data. Until column counter of writing is equaled to 383, the 
data is written in next row, row counter of writing increase 1. When row counter of writing is equaled to 359 and 
column counter is equaled to 383, the interleaver is readied to be read out; Read direction in Mode II is vertical. Row 
counter for reading is increased 1 when it is reading out 1 data, until row counter of reading is equaled to 359 to read 
out next row, then the column counter of reading increase 1. When column counter of reading is equaled to 383 and 
row counter of reading is equaled to 359, debit-interleaving is finished in this mode. 
When the Mode I and Mode II are operated on the same address of RAM, only if the previous mode is read out, 
the written data could be written in the released address. 
The proposed method is used in CMMB, as the characteristic of constellation is the maximum number of output 
size which compares to clock cycle is less than 1/2, that is to say each clock cycle has only half clock carrying data to 
write in the interleaver. Thus, another half clock cycle can be used for reading out data to complete the read/write in 
same SARAM. Because the LDPC processing capacity is 9216 each time and debit-interleaving reads out 138240 data 
according to standard, if the LDPC uses the same clock cycle to debit-interleaving, it would have several data 
redundant which should be saved in a small fixable FIFO, which is less than 100 memory units by examination, as the 
dashed block displaying on Fig.4. 
4. Simulation results 
To verify the performance of the proposed method on above, the debit-interleaving of the CMMB receiver 
termination is simulated in Modlesim by Verilog HDL coding. The schematic diagram of SARAM’s logical structure 
is showing on Fig.5. As the figure showing, Read and Write actions are depended on data_in which has half clock 
period using for Read action as describing above. *_cnt denote as read and write direction counters for calculating the 
RAM address. And wt_en (write enable signal) also uses to control the read/write action in the 384x384 RAM. 
 
Fig.5.  SARAM Logical Structure. 
Simulation elements: Input Data values are from 1 to 180 with step size 1, each value repeats for 384 data to fill in 
384 row in each column, string of data ‘1 to 180’  is repeat for twice to fill 360 columns. The input data are showing 
on Fig.6 (1) data_in.   
Input condition: Clock period repeat with 8 system clock cycles, only 4 system clocks are contacting data and they 
occurs randomly on these 8 system clock (the same as  the constellation output characteristics ).  In this paper, we use 
the simplest way to generate the input data which first 4 system clock are containing data, last 4 system clock are 
without data for input. 
According to the read and write order in interleaver, the prospected output of debit-interleaver must be repeated string 
values ‘1,2,3,…,180,1,2,3,…,180’, displaying on Fig.6(2) men_out according to the memory out enable signal 
(mem_out_en). Fig.6 shows that the proposed method accomplishes debit-interleaving correctly in real time by one 
single RAM with 1474756 (384x384) registers which has used 129024 less than PINGPONG RAM uses.  
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5. Conclusion 
In this paper, a new debit-interleaving method is proposed to the CMMB receiver termination and this method 
works stably on CMMB receiver termination product. By using this method to design debit-interleaver, it can save 
large size of areas and leads to a low cast way of real time processing debit-interleaving in CMMB receiver. The 
proposed method can not only use on CMMB, but also can use on the memory operation with the rate of data and free 
clock less than 1/2 or instead of PINGPONG RAM and dual-access RAM (DARAM). 
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